Taming release-acquire consistency

Ori Lahav Nick Giannarakis Viktor Vafeiadis Max Planck Institute for Software Systems (MPI-SWS) POPL 2016

Weak memory models

Weak memory models provide formal sound semantics for realistic high-performance concurrency.




Programmability

Performance

Weak memory models provide formal sound semantics for realistic high-performance concurrency.



Weak memory models provide formal sound semantics for realistic high-performance concurrency.



Programmability

Performance

C11 model where all reads are acquire, all writes are release, and all atomic updates are acquire/release

C11 model where all reads are acquire, all writes are release, and all atomic updates are acquire/release

Store buffering x = y = 0 x := 1; || y := 1;print y || print xboth threads may print 0

Message passing

$$\begin{array}{c} x=m=0\\ m:=42;\\ x:=1 \end{array} \left| \begin{array}{c} \texttt{while } x=0\\ \texttt{skip};\\ \texttt{print } m\\ \texttt{only 42 may be printed} \end{array} \right.$$

C11 model where all reads are acquire, all writes are release, and all atomic updates are acquire/release


Store buffering x = y = 0 $x := 1; \qquad y := 1;$ print y print x both threads may print 0


Message passing

$$\begin{array}{c} x=m=0\\ m:=42;\\ x:=1 \end{array} \left| \begin{array}{c} \text{while } x=0\\ \text{skip;}\\ \text{print } m\\ \text{only 42 may be printed} \end{array} \right.$$

C11 model where all reads are acquire, all writes are release, and all atomic updates are acquire/release

Store buffering x = y = 0x := 1; y := 1;print y print x both threads may print 0 Message passing x = m = 0 $\begin{array}{c} m := 42; \\ x := 1 \end{array} \middle| \begin{array}{c} \text{while } x = 0 \\ \text{skip;} \\ \text{print } m \end{array} \right.$ only 42 may be printed





Formal definition

An execution is *consistent* if there are relations:

reads-from (rf): maps every read to a corresponding write, such that:

happens-before = $(program-order \cup reads-from)^+$ is irreflexive.

modification-order (mo): total order on same-location writes, such that none of the following occur:

Good news

- Verified compilation schemes:
 - ▶ x86-TSO (trivial compilation) [Batty el al. '11]
 - Power [Batty el al. '12] [Sarkar el al. '12]
- RA supports intended optimizations:
 - In particular, write-read reordering (unlike SC):

 $Wx \rightarrow Ry \quad \rightsquigarrow \quad Ry \rightarrow Wx$

- DRF theorem (unlike full C11):
 - No data races under SC ensures no weak behaviors
- Monotonicity (unlike full C11, and x86-TSO):
 - Adding synchronization does not introduce new behaviors
- Program logics:
 - RSL [Vafeiadis and Narayan '13]
 - ▶ GPS [Turon et al. '14]
 - OGRA [L and Vafeiadis '15]

Bad news

1. Allowed dubious behaviors

2. Overly weak SC-fences

3. No intuitive operational semantics

Bad news

1. Allowed dubious behaviors

2. Overly weak SC-fences

3. No intuitive operational semantics


Unobservable behaviors

$$\begin{array}{c|c} x = y = a = b = 0\\ x := 1; & \text{print } a; \\ y := 2; & \text{print } b; \\ a := 1 & \text{print } x; \\ \text{print } y & \text{b} := 1\\ \end{array}$$
Can this program print 1, 1, 1, 1?

Unobservable behaviors

$$x = y = a = b = 0$$


$$x := 1; \qquad \begin{vmatrix} \text{print } a; \\ \text{print } b; \\ \text{print } x; \\ a := 1 \end{vmatrix} \qquad \begin{array}{c} y := 1; \\ \text{print } x; \\ \text{print } y \end{vmatrix} \qquad \begin{array}{c} y := 1; \\ x := 2; \\ b := 1 \end{aligned}$$
Can this program print 1, 1, 1, 1?



Unobservable behaviors

$$x = y = a = b = 0$$

$$x := 1; \qquad print a; \\ y := 2; \\ a := 1 \qquad print x; \\ print y \qquad print y \qquad print 1, 1, 1, 1?$$



Strong release/acquire consistency

Definition (SRA-consistency)

An execution is *SRA-consistent* if it is RA-consistent and $hb \cup \bigcup_{x} mo_{x}$ is acyclic.

Strong release/acquire consistency

Definition (SRA-consistency)

An execution is *SRA-consistent* if it is RA-consistent and $hb \cup \bigcup_{x} mo_{x}$ is acyclic.

If there are no write-write races then SRA and RA coincide.

Better product, same price

Same compiler optimizations are sound.

► Compilation to x86-TSO and Power is still correct.

* *No better deal* for Power:


Power model restricted to RA accesses = SRA

(based on Power's declarative model of [Alglave et al. '14])

2. Using Fences to Recover SC

C11's SC-fences


► The strongest fence instruction provided by C11 is *SC*-fence.



▶ Using the semantics of [Batty et al. '16].

Independent reads, independent writes

$$\begin{array}{c|c} x = y = 0 \\ x := 1 & \begin{array}{c|c} \text{print } x; & \begin{array}{c} \text{print } y; \\ \text{print } y & \begin{array}{c} \text{print } y; \\ \text{print } x \end{array} & \begin{array}{c} y := 1 \\ \text{both threads may print } 1, 0 \end{array} \end{array}$$




consistent execution

Independent reads, independent writes

$$x = y = 0$$


$$x := 1 \begin{vmatrix} print x; \\ fence(); \\ print y \end{vmatrix} \quad print x \\ for threads may print 1, 0 \end{vmatrix} y := 1$$



consistent execution

Our suggestion


- Model SC-fences as acquire/release atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



consistent execution


Our suggestion

- Model SC-fences as acquire/release atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.




Our suggestion

- Model SC-fences as acquire/release atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.




Our suggestion

- Model SC-fences as acquire/release atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



Our suggestion

- Model SC-fences as acquire/release atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



Inconsistent: Rx, 0 reads an overwritten value

Compilation schemes are not affected

$x86-TSO \qquad \blacktriangleright SC-fence \hookrightarrow mfence$

- Atomic update \hookrightarrow lock xchg
- mfence and lock xchg of an unused value have the same operational effect.
- Power sync events are equivalent to a acquire/release atomic updates from an otherwise-unused location.

Reductions to SC

Theorem (basic reduction)

If a program includes a fence between every two racy accesses to different shared variables, then it has only SC behaviors.

 Under x86-TSO, it suffices to have a fence between racy writes and subsequent racy reads.

x := e; fence(); r := y


Theorem (advanced reduction, simplified version)


For client-server programs, it suffices to place fences as under x86-TSO.


In the paper: application to an RCU implementation.


3. An Operational Presentation


- Easier to understand by simulating step-by-step progress
- Foundation for traditional verification techniques





























Message passingm = x = 0m := 42;x := 1while x = 0skip; \blacktriangleright print m











'go' should be printed at most once





























- The release/acquire fragment of the C/C++11 memory model, strikes a good balance between performance and programmability.
- We propose a strengthening of this memory model that:
 - forbids weak behaviors, unobservable in any implementation
 - has simple fence semantics, with SC-reduction theorems
 - admits intuitive operational semantics
- The stronger model has no additional implementation cost.

See http://plv.mpi-sws.org/sra/ for more details and Coq proofs.

- The release/acquire fragment of the C/C++11 memory model, strikes a good balance between performance and programmability.
- We propose a strengthening of this memory model that:
 - forbids weak behaviors, unobservable in any implementation
 - has simple fence semantics, with SC-reduction theorems
 - admits intuitive operational semantics
- The stronger model has no additional implementation cost.

See http://plv.mpi-sws.org/sra/ for more details and Coq proofs.

Thank you!