Explaining relaxed memory models with program transformations

Ori Lahav and Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

FM, November 2016

Relaxed memory models

Sequential consistency (aka "interleaving semantics") is the standard memory model for reasoning about concurrent programs.

- Modern hardware employs, e.g., local write buffers, hierarchies of caches, and speculative executions, that significantly improve performance, but invalidate SC in the presence of data races.
- To further improve performance, compilers perform concurrency-oblivious optimizations.

Relaxed memory models provide formal sound semantics for realistic high-performance concurrency.

Store buffering (SB)

$$\begin{array}{c} x := 1; \\ a := y; \ / \!\!/ \ 0 \end{array} \middle\| \begin{array}{c} y := 1; \\ b := x; \ / \!\!/ \ 0 \end{array} \right.$$

Allowed by x86-TSO, Power, ARM, C11 with non-SC accesses

Load buffering (LB)

$$a := x; //1$$

 $y := 1;$
 $b := y; //1$
 $x := 1;$

Allowed by Power, ARM, C11 with relaxed accesses

Store buffering (SB)

$$\begin{array}{c} x := 1; \\ a := y; \ / \!\!/ \ 0 \end{array} \middle\| \begin{array}{c} y := 1; \\ b := x; \ / \!\!/ \ 0 \end{array} \right.$$

Allowed by x86-TSO, Power, ARM, C11 with non-SC accesses

Load buffering (LB)

$$a := x; //1$$

 $y := 1;$
 $b := y; //1$
 $x := 1;$

Allowed by Power, ARM, C11 with relaxed accesses

Program transformations provide intuitive explanations.

Store buffering (SB)

$$\begin{array}{c} x := 1; \\ a := y; \ /\!\!/ \ 0 \end{array} \middle\| \begin{array}{c} y := 1; \\ b := x; \ /\!\!/ \ 0 \end{array} \right.$$

Allowed by x86-TSO, Power, ARM, C11 with non-SC accesses

Load buffering (LB)

$$\begin{array}{c|c} a := x; \ // \ 1 \\ y := 1; \end{array} \quad \left| \begin{array}{c} b := y; \ // \ 1 \\ x := 1; \end{array} \right|$$

Allowed by Power, ARM, C11 with relaxed accesses

Program transformations provide intuitive explanations.

Our goal

Formally reconcile relaxed memory models definitions with the transformations account.

Store buffering (SB)

$$\begin{array}{c} x := 1; \\ a := y; \ /\!\!/ \ 0 \end{array} \middle\| \begin{array}{c} y := 1; \\ b := x; \ /\!\!/ \ 0 \end{array} \right.$$

Allowed by x86-TSO, Power, ARM, C11 with non-SC accesses

Load buffering (LB)

$$a := x; //1$$

 $y := 1;$
 $b := y; //1$
 $x := 1;$

Allowed by Power, ARM, C11 with relaxed accesses

Program transformations provide intuitive explanations.

Our goal Formally reconcile relaxed memory models definitions with the transformations account.

$$\mathsf{TSO} \hspace{0.2cm} \succ \hspace{0.2cm} \mathsf{C11}\text{-}\mathsf{release}/\mathsf{acquire} \hspace{0.2cm} \succ \hspace{0.2cm} \mathsf{Power} \hspace{0.2cm} \succ \hspace{0.2cm} \mathsf{ARM}$$

Operational account for store buffering in x86-TSO



Store buffering x := 1; y := 1; a := y; # 0 b := x; # 0

Store buffering + fences	
x := 1;	y := 1;
fence;	fence;
a := y; // 0	$b := x; \ // 0$

SB and LB in axiomatic models

Store buffering (SB) x := 1; a := y; # 0 $\| y := 1;$ b := x; # 0

 Load buffering (LB)

 a := x; # 1 b := y; # 1

 y := 1; x := 1;







Axiomatic x86-TSO model

Definition

An execution is TSO-consistent if:

- ▶ po ∪ rf is acyclic
- there exists a total ordering mo of all write events, such that the none of the following occurs:



SB and LB in TSO

Store buffering (SB)

$$\begin{array}{c} x := 1; \\ a := y; \ /\!\!/ \ 0 \end{array} \left\| \begin{array}{c} y := 1; \\ b := x; \ /\!\!/ \ 0 \end{array} \right.$$

$$\begin{array}{c} x = y = 0 \\ po & po \\ W(x, 1) & po \\ po & rf rf \\ R(y, 0) \\ R(x, 0) \end{array}$$

allowed by TSO



program order reads-from

Load buffering (LB) a := x; // 1 b := y; // 1y := 1; x := 1;



Forbidden by TSO

Sound optimizations under TSO



Sound optimizations under TSO



Theorem (Soundness of transformations)

If $G \rightsquigarrow_{\mathsf{TSO}} G'$ and G' is TSO-consistent, so is G.

Alternative TSO characterisation

$\mathsf{TSO} = \mathsf{SC} + \mathsf{WR}\text{-reordering} + \mathsf{RaW}\text{-elimination}$

Theorem

G is TSO-consistent iff there exists *G*' such that $G \rightsquigarrow^*_{TSO} G'$ and *G*' is SC-consistent.

 (\Leftarrow) By soundness of transformations.

(⇒) Assume that G is TSO-consistent and not SC-consistent. Show that some transformation is applicable and that it preserves TSO-consistency. Induction metrics: $|po \cap (W \times R)|$

Application: compilation correctness

Compilation Correctness

 $[compile(P)]_{target memory model} \subseteq [P]_{source memory model}$

 $\mathsf{TSO} = \mathsf{SC} + \mathsf{WR}\text{-reordering} + \mathsf{RaW}\text{-elimination}$

To prove $\llbracket compile(P) \rrbracket_{TSO} \subseteq \llbracket P \rrbracket_{C11}$, it remains to show:

- Compilation is correct for SC.
- WR-reorderings and RaW-eliminations correspond to C11-sound transformations in the source program.

Explaining memory models with program transformations

 $\mathsf{TSO} = \mathsf{SC} + \mathsf{WR}\text{-reordering} + \mathsf{RaW}\text{-elimination}$

C11 release/acquire = ?

Power
$$=$$
 ?

$$ARM = ?$$

C11 release/acquire

Independent reads of independent writes (IRIW)

$$\begin{array}{c} a := x; \ /\!\!/ 1 \\ b := y; \ /\!\!/ 0 \end{array} \right\| \ x := 1; \ \left\| \ y := 1; \ \left\| \ c := y; \ /\!\!/ 1 \\ d := x; \ /\!\!/ 0 \end{array} \right.$$

- This behavior is allowed by C11.
- No sound thread-local transformation can be applied.
- Sequentialization, C₁ || C₂ → C₁; C₂, is applicable, and then the outcome is possible.

$$\begin{array}{c} a := x; \ /\!\!/ \ 1 \\ b := y; \ /\!\!/ \ 0 \end{array} \right\| \ x := 1; \qquad \rightsquigarrow \qquad \begin{array}{c} x := 1; & x := 1; & b := y; \\ a := x; & \rightsquigarrow & a := 1; & \ddots & x := 1; \\ b := y; & b := y; & a := 1; \end{array}$$

C11 release/acquire counterexample

 $\mathsf{RA} \prec \mathsf{SC} + \mathsf{WR}\text{-reordering} + \mathsf{RaW}\text{-elimination} + \mathsf{SEQ}$

$$\begin{array}{c} y := 1; \\ x := 1; \\ a := x; \ // 3 \\ b := z; \ // 0 \end{array} \right| x := 3; \ \left| \begin{array}{c} z := 1; \\ x := 2; \\ c := x; \ // 3 \\ d := y; \ // 0 \end{array} \right|$$

- This behavior is allowed by C11.
- No local transformations are possible.
- Sequentialisation rules out the outcome.

POWER multiprocessor

weaker than C11 release/acquire

$\mathsf{Power} \prec \mathsf{SC} + \mathsf{reorderings} + \mathsf{eliminations} + \mathsf{SEQ}$

Power axiomatic model

An execution *G* is *Power-consistent* if the following hold:

- 1. mo is a disjoint union of relations $\{mo_x\}_{x \in Loc}$, such that each relation mo_x is a strict total order on $W_x U_x$.
- 2. hb is acyclic.
- 3. $po|_x \cup rf \cup fr \cup mo$ is acyclic for every $x \in Loc$.
- 4. fre; prop; hb* is irreflexive.
- 5. mo \cup prop is acyclic.
- 6. fr; mo is irreflexive.
- 7. mo; [U]; po; [U] is acyclic.

where:

 $\begin{array}{ll} - & \text{sync} = \text{po;} [F_{\text{sync}}]; \text{po and } 1 \text{wsync} = \text{po;} [F_{1\text{wsync}}]; \text{po} \\ - & \text{fence} = & \text{sync} \cup ([RU]; 1 \text{wsync}; [RWU] \cup ([W]; 1 \text{wsync}; [WU]))) & (fence \ order) \\ - & \text{fr} = (rf^{-1}; \text{mo}) \setminus [E] & (read \ before) \\ - & rfe = rf \setminus \text{po and } fre = fr \setminus \text{po} & (external \ relations) \\ - & \text{ppo} = \dots & (preserved \ program \ order) \\ - & hb = & ppo \cup \text{fence} \cup \text{rfe} & (happens-before) \\ - & prop_1 = [WU]; rfe^?; fence; hb^*; [WU] \\ - & prop_2 = ((mo \cup fr) \setminus \text{po})^?; rfe^?; (fence; hb^*)^?; \text{sync; } hb^* \\ - & prop = & prop_1 \cup \text{prop}_2 & (propagation \ relation) \end{array}$

(no-thin-air) (SC-per-loc) (observation) (propagation) (atomicity)

[Alglave et al.'14]

Power axiomatic model

An execution *G* is *Power-consistent* if the following hold:

- 1. mo is a disjoint union of relations $\{mo_x\}_{x \in Loc}$, such that each relation mo_x is a strict total order on $W_x U_x$.
- 2. hb is acyclic.
- 3. $po|_x \cup rf \cup fr \cup mo$ is acyclic for every $x \in Loc$.
- 4. fre; prop; hb* is irreflexive.
- 5. mo \cup prop is acyclic.
- 6. fr; mo is irreflexive.

The model allows cycles in $po \cup rf!$

- The definition is not prefix-closed.
- Speculation is required to operationally construct executions.

```
\begin{array}{ll} - \ ppo = ... & (preserved \ program \ order) \\ - \ hb = \ ppo \cup fence \cup rfe & (happens-before) \\ - \ prop_1 = [WU]; \ rfe^?; \ fence; \ hb^*; [WU] \\ - \ prop_2 = ((mo \cup fr) \setminus po)^?; \ rfe^?; \ (fence; \ hb^*)^?; \ sync; \ hb^* \\ - \ prop = \ prop_1 \cup prop_2 & (propagation \ relation) \end{array}
```

(no-thin-air) (SC-per-loc) (observation) (propagation) (atomicity)

[Alglave et al.'14]

Load buffering

The model allows cycles in $po \cup rf!$

- ► The definition is not *prefix-closed*.
- Speculation is required to operationally construct executions.

Load buffering (LB)

$$a := x; \# 1$$

 $y := 1; \qquad \qquad x := y;$



allowed by Power

Definition (Strong Power model)

An execution is StrongPower-consistent if it is Power-consistent and $po \cup rf$ is acyclic.

Reduction to StrongPower-consistency

 $\mathsf{Power} = \mathsf{StrongPower} + \mathsf{reorderings}$

Definition

 $G \rightsquigarrow_{Power} G'$ if G' is obtained from G by reordering two independent adjacent memory accesses to different locations:

$$\begin{array}{ccc} \mathbb{W}/\mathbb{R} (x, v_x) & \mathbb{W}/\mathbb{R} (y, v_y) \\ \mathbb{deps} & \downarrow \mathbb{P}^{\circ} & & \mathbb{P}^{\circ} \\ \mathbb{W}/\mathbb{R} (y, v_y) & \mathbb{W}/\mathbb{R} (x, v_x) \end{array}$$

Theorem

An execution G is Power-consistent iff $G \rightsquigarrow_{Power}^* G'$ for some StrongPower-consistent execution G'.

Limitation: Power's isync fences are excluded

A strange ARM behaviour

 $\mathsf{ARM} \prec \mathsf{StrongARM} + \mathsf{reorderings} + \mathsf{eliminations}$



No local transformation can be applied.

Summary

High-level points

- Some memory models can be defined via transformations.
- But there is more to weak memory than transformations.

Technical results

- TSO = SC + WR-reordering + RaW-elimination
- RA \prec SC+ WR-reordering + RaW-elimination + SEQ
- Power = StrongPower + reorderings
- ► ARM ≺ StrongARM + reorderings + eliminations

Application

Simplify compilation correctness proofs

See http://plv.mpi-sws.org/trns/ for more details and Coq proofs.

Summary

High-level points

- Some memory models can be defined via transformations.
- But there is more to weak memory than transformations.

Technical results

- TSO = SC + WR-reordering + RaW-elimination
- RA \prec SC+ WR-reordering + RaW-elimination + SEQ
- Power = StrongPower + reorderings
- ► ARM ≺ StrongARM + reorderings + eliminations

Application

Simplify compilation correctness proofs

See http://plv.mpi-sws.org/trns/ for more details and Coq proofs. Thank you!