Owicki-Gries Reasoning for Weak Memory Models

Ori Lahav and Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

ICALP, July 2015

A mismatch

 Sequential consistency (a.k.a. "interleaving semantics") is the standard memory model for reasoning about concurrent programs.

In the presence of data races, SC is invalidated by hardware implementations and compiler optimizations.

Examples of weak behaviors

Store buffering



This program can print 00 (observed on x86/Power/ARM).

Examples of weak behaviors

Store buffering



This program can print 00 (observed on x86/Power/ARM).



Basic X86-TSO Architecture

More examples of weak behaviors

Independent reads, independent writes

Initially, x = y = 0.

$$x := 1 \ \| \ y := 1 \ \| \ print \ x \ \| print \ y \ print \ y$$

Both threads can print 10 (observed on Power/ARM).

Common sub-expression elimination

Initially, x = y = 0.

$$\begin{array}{c} x := 1 \\ y := 1 \end{array} \left| \begin{array}{c} \text{print } x \\ \text{print } y \\ \text{print } x \end{array} \right|$$

This program can print 010 (observed with GCC compiler).

More examples of weak behaviors

Independent reads, independent writes

Initially, x = y = 0.

$$x := 1 \ \| \ y := 1 \ \| \ print \ x \ \| print \ y \ print \ y$$

Both threads can print 10 (observed on Power/ARM).

Common sub-expression elimination

Initially, x = y = 0.

$$\begin{array}{c} x := 1 \\ y := 1 \end{array} \begin{array}{c} \operatorname{print} x & t := x \\ \operatorname{print} y & \rightrightarrows & \operatorname{print} t \\ \operatorname{print} y & \rightrightarrows & \operatorname{print} y \\ \operatorname{print} x & \operatorname{print} t \end{array}$$

This program can print 010 (observed with GCC compiler).

Weak memory models provide formal sound semantics for realistic high-performance concurrency.

The C11 release/acquire memory model

- ► A program ~→ a set of graphs (called: *executions*).
- An execution is *consistent* if it can be augmented with relations:
 - reads-from: associates each read with a corresponding write such that happens-before = (prog-order ∪ reads-from)⁺ is irreflexive.
 - modification-order: total order on all writes to the same location

such that none of the following occur:



Example (Store buffering)



Message passing

$$m = x = 0$$

 $m := 42$
 $x := 1$ while $x = 0$ do
skip
 $a := m$

Message passing

$$m = x = 0$$

 $m := 42$ while $x = 0$ do
 $x := 1$ skip
 $a := m$



Our work

Goals:

- ► Verify concurrent programs under WM.
- Investigate what program logics are sound under WM.

This paper:

- We show that Owicki-Gries is unsound for WM (even without ghost variables and atomic blocks).
- We identify a simple weakening of OG that is sound for the release/acquire memory model.
- We demonstrate that this simple program logic is useful:
 - Verification of a simple RCU (read-copy-update) synchronization mechanism with release/acquire accesses.

Owicki-Gries method (1976)

 $\mathsf{OG} = \mathsf{Hoare} \ \mathsf{logic} + \mathsf{rule} \ \mathsf{for} \ \mathsf{parallel} \ \mathsf{composition}$

 $\frac{\{P_1\} c_1 \{Q_1\} \{P_2\} c_2 \{Q_2\}}{\text{the two proofs are$ *non-interfering* $}} \frac{\{P_1 \land P_2\} c_1 \| c_2 \{Q_1 \land Q_2\}}{\{P_1 \land P_2\} c_1 \| c_2 \{Q_1 \land Q_2\}}$

Non-interference

 $R \land P \vdash R\{u/x\}$ for every:

- assertion R in one proof outline
- assignment x := u with precondition P in the other proof outline

$$\begin{array}{c} \vdots \\ \{P\} \\ x := u \\ \vdots \end{array} \middle| \begin{array}{c} \vdots \\ \{R\} \\ \vdots \\ \vdots \end{array}$$

Example SB: store buffering

$$\begin{cases} a \neq 0 \\ \{a \neq 0\} \\ x := 1 \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases} \begin{cases} \top \\ y := 1 \\ \{y \neq 0\} \\ b := x \\ \{y \neq 0 \land (a \neq 0 \lor b = x)\} \end{cases}$$

Example SB: store buffering

$$\begin{cases} a \neq 0 \\ \{a \neq 0\} \\ x := 1 \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases} \begin{cases} \top \\ y := 1 \\ \{y \neq 0\} \\ b := x \\ \{y \neq 0 \land (a \neq 0 \lor b = x)\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases}$$

 $R \land P \vdash R\{y/a\}$

Example SB: store buffering

$$\begin{cases} a \neq 0 \\ x := 1 \\ x \neq 0 \\ a := y \\ x \neq 0 \\ a := y \\ x \neq 0 \\ a := y \\ x \neq 0 \\ a \neq 0 \lor b \neq 0 \end{cases} \qquad \begin{cases} \top \\ y := 1 \\ \{y \neq 0 \\ b := x \\ \{y \neq 0 \land (a \neq 0 \lor b = x) \\ \{a \neq 0 \lor b \neq 0 \\ \} \end{cases}$$

 $R \land P \vdash R\{y/a\}$

Standard OG is unsound under weak memory!

Stronger non-interference condition

 $\frac{\{P_1\} c_1 \{Q_1\} \qquad \{P_2\} c_2 \{Q_2\}}{\text{the two proofs are non-interfering}} \frac{\{P_1 \land P_2\} c_1 \parallel c_2 \{Q_1 \land Q_2\}}{\{P_1 \land P_2\} c_1 \parallel c_2 \{Q_1 \land Q_2\}}$

Strong non-interference

 $R \land P \vdash R\{\mathbf{v}/x\}$ for every:

- assertion R in one proof outline
- assignment x := u with precondition P in the other proof outline
- ► value v such that P ∧ R' ∧ u = v is satisfiable for some R' above R



Example: message passing

$$\begin{cases} x = 0 \\ \{\top\} \\ m := 42 \\ \{m = 42\} \\ x := 1 \\ \{\top\} \\ a = 42 \end{cases}$$

$$\begin{cases} x \neq 0 \rightarrow m = 42 \\ while x = 0 \text{ do skip} \\ \{m = 42\} \\ a := m \\ \{a = 42\} \\ \{a = 42\} \end{cases}$$

Example: read-read coherence (CoRR2)



Example: read-read coherence (CoRR2)

Example: read-read coherence (CoRR2)

$$\begin{cases} x \neq 1 \land \\ a \neq 1 \\ \{ \top \} \\ x := 1 \\ \{ \top \} \\ \{ \top \} \\ \{ \top \} \\ \{ \top \} \\ x := 2 \\ \{ \top \} \\ \{ \top \} \\ x := 2 \\ \{ \top \} \\ a \neq 1 \lor b \neq 2 \lor c \neq 2 \lor d \neq 1 \end{cases} \begin{bmatrix} \{ \top \} \\ \{ \top \} \\ a := x \\ \{ \top \} \\ b := x \\ \{ a \neq 1 \lor \\ x = 2 \\ \{ a \neq 1 \lor b \neq 2 \lor c \neq 2 \lor d \neq 1 \end{bmatrix}$$

Soundness

Challenges in a weak memory setting:

- No intuitive operational semantics
- No notion of global state

What does soundness exactly mean?

Visible states



Visible states



Visible states



Meaning of Hoare triples

Triple validity

 $\{P\} c \{Q\}$ is *valid* if every state visible at the terminal edge of some consistent execution in $\mathcal{W}(P)$; [c] satisfies Q.

Main steps in soundness proof:

- Study properties of visibility under the RA model.
- Show that edges of consistent executions can be annotated with the assertions from the OG derivation such that every state visible at an edge satisfies its annotation.

Main visibility lemma (simplified)

Lemma

If a state σ becomes visible at $\langle a, b \rangle$ when adding a parallel node $c : \forall x v$, then some x-variant of σ is visible both at $\langle a, b \rangle$ before adding c, and at every incoming edge to c.



Main visibility lemma (simplified)

Lemma

If a state σ becomes visible at $\langle a, b \rangle$ when adding a parallel node $c : \forall x v$, then some x-variant of σ is visible both at $\langle a, b \rangle$ before adding c, and at every incoming edge to c.



Related work

Separation logics for C11:

- Relaxed separation logic (Vafeiadis & Narayan, OOPSLA'13)
- ▶ GPS (Turon et al., OOPSLA'14)

Other program logics:

- ► Rely/guarantee for TSO (Ridge, VSTTE'10)
- Verifying TSO programs (Jacobs, 2014)
- iCAP-TSO (Sieczkowski et al., ESOP'15)
- Coherent causal memory (Cohen, coRR 2014)

Conclusion

Summary of contributions:

- Owicki-Gries is unsound for WM.
- Stronger non-interference condition gives soundness for RA.
- ▶ Very basic auxiliary variables can be used ("ghost values").
- Rely/guarantee-style presentation of OG, that avoids non-modularity.
- This program logic is fairly useful and allows some automation.

Further work:

- Improve automation, apply to bigger examples
- Support more ghost variables
- Investigate completeness
- Revisit the separation logics for weak memory

Conclusion

Summary of contributions:

- Owicki-Gries is unsound for WM.
- Stronger non-interference condition gives soundness for RA.
- ▶ Very basic auxiliary variables can be used ("ghost values").
- Rely/guarantee-style presentation of OG, that avoids non-modularity.
- This program logic is fairly useful and allows some automation.

Further work:

- Improve automation, apply to bigger examples
- Support more ghost variables
- Investigate completeness
- Revisit the separation logics for weak memory

Thank you!

Rely/guarantee-style presentation of OG

OG judgments

$$\mathcal{R}; \mathcal{G} \Vdash \{P\} \{c\} \{Q\}$$

$$\blacktriangleright \mathcal{R} = \{R_1 / C_1, \dots, R_n / C_n\} \text{ ("stable" assertions)}$$

•
$$G = \{\{P_1\}x_1 := u_1, \dots, \{P_n\}x_n := u_n\}$$
 (guarded assignments)

Stability

$$R \uparrow C$$
 is *stable* under $\{P\}x := y$ if $R \land P \vdash R[v_y/x]$ whenever $C \land P \land y = v_y$ is satisfiable.

Non-interference

 \mathcal{R}_1 ; \mathcal{G}_1 and \mathcal{R}_2 ; \mathcal{G}_2 are *non-interfering* if every $R \uparrow C \in \mathcal{R}_i$ is stable under every $\{P\}c \in \mathcal{G}_j$ for $i \neq j$.

Some derivation rules

Example (Basic assignment rule)

$$\frac{P \vdash Q[y/x]}{\{P \uparrow P, Q \uparrow (P \lor Q)\}; \{\{P\}x := y\} \Vdash \{P\}x := y \{Q\}}$$

Example (Parallel composition rule)

 $\frac{\mathcal{R}_{1};\mathcal{G}_{1} \Vdash \{P_{1}\} c_{1} \{Q_{1}\} \qquad \mathcal{R}_{2};\mathcal{G}_{2} \Vdash \{P_{2}\} c_{2} \{Q_{2}\}}{Q_{1} \land Q_{2} \vdash Q \qquad \mathcal{R}_{1};\mathcal{G}_{1} \text{ and } \mathcal{R}_{2};\mathcal{G}_{2} \text{ are non-interfering}}}{\mathcal{R}_{1} \cup \mathcal{R}_{2} \cup \{Q/(\mathcal{R}_{1}^{R} \lor \mathcal{R}_{2}^{R} \lor Q)\};\mathcal{G}_{1} \cup \mathcal{G}_{2} \Vdash \{P_{1} \land P_{2}\} c_{1} \parallel c_{2} \{Q\}}$