

A Promising Semantics for Relaxed-Memory Concurrency

Jeehoon Kang¹ Chung-Kil Hur¹ **Ori Lahav**²
Viktor Vafeiadis² Derek Dreyer²

¹Seoul National University

²Max Planck Institute for Software Systems (MPI-SWS)

Kent Concurrency Workshop, July 2016

Programming language concurrency semantics

What is the right semantics for a concurrent programming language?

- ▶ Allow **efficient implementation** on modern hardware
- ▶ Validate **compiler optimizations**
- ▶ Support high-level **reasoning principles**
- ▶ Avoid **“undefined behavior”**

Despite many years of research, no semantics was proven to admit all of the desired properties.

Programming language concurrency semantics

In particular:

- ▶ The Java model fails to validate common **compiler optimizations**.
- ▶ The C11 model allows **out-of-thin-air** behaviors, that break fundamental reasoning principles.
- ▶ Stronger semantics for C11 (preserve load-store ordering for relaxed accesses) has some **performance impact**, and relies on **undefined behavior** for non-atomic accesses.

The *out-of-thin-air* problem in C11

- ▶ Initially, $x = y = 0$.
- ▶ All accesses are “relaxed”.

Load-buffering

```
a := x; // 1  
y := 1;    || x := y;
```

This behavior must be allowed:

Power/ARM allow it

The *out-of-thin-air* problem in C11


- ▶ Initially, $x = y = 0$.
- ▶ All accesses are “relaxed”.

Load-buffering

```
a := x; // 1    ||    x := y;  
y := 1;
```

This behavior must be allowed:

Power/ARM allow it



The *out-of-thin-air* problem in C11

Load-buffering + data dependency

```
a := x; // 1  
y := a;    || x := y;
```

The behavior should be forbidden:

Values appear out-of-thin-air!


The *out-of-thin-air* problem in C11

Load-buffering + data dependency

```
a := x; // 1
y := a;
||
x := y;
```

The behavior should be forbidden:

Values appear out-of-thin-air!



Same execution as before!
C11 allows these behaviors

The *out-of-thin-air* problem in C11

Load-buffering + data dependency


```
a := x; // 1    ||    x := y;  
y := a;
```

The behavior should be forbidden:
Values appear out-of-thin-air!

Load-buffering + control dependencies

```
a := x; // 1    ||    if (y = 1)  
if (a = 1)      ||    x := 1  
y := 1
```

The behavior should be forbidden:
DRF guarantee is broken!




Same execution as before!
C11 allows these behaviors

The hardware solution

Keep track of syntactic dependencies,
and forbid “dependency cycles”.

Load-buffering + data dependency

```
a := x; // 1
y := a;
||
x := y;
```



The hardware solution


Keep track of syntactic dependencies,
and forbid “dependency cycles”.

Load-buffering + data dependency

```
a := x; // 1    ||    x := y;  
y := a;
```

Load-buffering + fake dependency

```
a := x; // 1    ||    x := y;  
y := a + 1 - a;
```



This approach is not suitable for a programming language:
Compilers do not preserve syntactic dependencies.

A “promising” semantics for relaxed-memory concurrency

We propose a model that satisfies all these goals, and covers nearly all features of C11.

- ▶ DRF guarantees
- ▶ No “out-of-thin-air” values
- ▶ Avoid “undefined behavior”
- ▶ Efficient implementation on modern hardware
- ▶ Compiler optimizations

Key idea: Start with an operational semantics, and allow threads to **promise** to write in the future

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
      x = y = 0
x := 1;  ||  y := 1;
a := y // 0  ||  b := x // 0
```

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
┆
▶ x := 1;   │   ▶ y := 1;
a := y // 0 │   b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
```

T_1 's view

x	y
0	0

T_2 's view

x	y
0	0

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      |      ▶ y := 1;
▶ a := y // 0 |      b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	0

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
      x = y = 0
x := 1;  ||  y := 1;
▶ a := y // 0  ||  ▶ b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	y
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      ||      y := 1;
a := y // 0  ▶ b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	y
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
      x = y = 0
x := 1;  ||  y := 1;
a := y // 0  ||  b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	y
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
      x = y = 0
x := 1;  ||  y := 1;
a := y // 0  ||  b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
0	0
1	

T_2 's view

x	y
0	0
	1

Coherence Test

```
      x = 0
x := 1;  ||  x := 2;
a := x // 2  ||  b := x // 1
```

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      y := 1;
a := y // 0  b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
0	0
1	

T_2 's view

x	y
0	0
	1

Coherence Test

```
x = 0
x := 1;      x := 2;
a := x // 2  b := x // 1
```

Memory

```
⟨x : 0@0⟩
```

T_1 's view

x
0

T_2 's view

x
0

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      |      y := 1;
a := y // 0  |      b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
0	0
1	

T_2 's view

x	y
0	1
	1

Coherence Test

```
x = 0
x := 1;      |      x := 2;
a := x // 2  |      b := x // 1
```

Memory

```
⟨x : 0@0⟩
⟨x : 1@1⟩
```

T_1 's view

x
0
1

T_2 's view

x
0

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      y := 1;
a := y // 0  b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
0	0
1	

T_2 's view

x	y
0	0
	1

Coherence Test

```
x = 0
x := 1;      x := 2;
a := x // 2  b := x // 1
```

Memory

```
⟨x : 0@0⟩
⟨x : 1@1⟩
⟨x : 2@2⟩
```

T_1 's view

x
0
1

T_2 's view

x
0
2

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      |      y := 1;
a := y // 0  |      b := x // 0
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	y
	1

Coherence Test

```
x = 0
x := 1;      |      x := 2;
a := x // 2  |      b := x // 1
```

Memory

```
⟨x : 0@0⟩
⟨x : 1@1⟩
⟨x : 2@2⟩
```

T_1 's view

x
x
x
2

T_2 's view

x
x
2

Simple operational semantics for C11's relaxed accesses

Store-buffering

```
x = y = 0
x := 1;      ||      y := 1;
a := y // 0  ||      b := x // 0
```

Memory

```
<x : 0@0>
<y : 0@0>
<x : 1@1>
<y : 1@1>
```

T_1 's view

x	y
x	0
1	

T_2 's view

x	y
0	y
	1

Coherence Test

```
x = 0
x := 1;      ||      x := 2;
a := x // 2  ||      b := x // 1
```

Memory

```
<x : 0@0>
<x : 1@1>
<x : 2@2>
```

T_1 's view

x
x
x
2

T_2 's view

x
x
2

Promises

Load-buffering

```
x = y = 0  
a := x; // 1  
y := 1; || x := y;
```

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0  
▶ a := x; // 1 || ▶ x := y;  
y := 1;
```

Memory

```
⟨x : 0@0⟩  
⟨y : 0@0⟩
```

T_1 's view

x	y
0	0

T_2 's view

x	y
0	0

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
▶ a := x; // 1 || ▶ x := y;
y := 1;
```

Memory

$\langle x : 0@0 \rangle$

$\langle y : 0@0 \rangle$

$\langle y : 1@1 \rangle$

T_1 's view

x	y
0	0

T_2 's view

x	y
0	0

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
▶ a := x; // 1 || ▶ x := y;
y := 1;
```

Memory

$\langle x : 0@0 \rangle$

$\langle y : 0@0 \rangle$

$\langle y : 1@1 \rangle$

T_1 's view

x	y
0	0

T_2 's view

x	y
0	0
	1

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
▶ a := x; // 1 || x := y;
y := 1; ▶
```

Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨y : 1@1⟩
⟨x : 1@1⟩
```

T_1 's view

x	y
0	0

T_2 's view

x	y
0	0
1	1

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
a := x; // 1
y := 1;
||
x := y;
```

Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

T_1 's view

x	y
0	0
1	

T_2 's view

x	y
0	0
1	1

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
a := x; // 1 || x := y;
y := 1;
```

Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

T₁'s view

x	y
0	0
1	1

T₂'s view

x	y
0	0
1	1

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Promises

Load-buffering

```
x = y = 0
a := x; // 1 || x := y;
y := 1;
```

Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

T_1 's view

x	y
0	0
1	1

T_2 's view

x	y
0	0
1	1

Load-buffering + dependency

```
a := x; // 1 || x := y;
y := a;
```

Must not admit the same execution!

Promises

Load-buffering

```
x = y = 0  
a := x; // 1  
y := 1;  || x := y;
```

▶

Load-buffering + dependency

```
a := x; // 1  
y := a;  || x := y;
```

Key Idea

A thread can only promise if it can perform the write anyway (even without having made the promise)

Certified promises

Thread-local certification

A thread can promise to write a message, if it can *thread-locally certify* that its promise will be fulfilled.

Certified promises

Thread-local certification

A thread can promise to write a message, if it can *thread-locally certify* that its promise will be fulfilled.

Load-buffering

$$\begin{array}{l} a := x; \text{ // } 1 \\ y := 1; \end{array} \parallel x := y;$$

T_1 **may promise** $y = 1$, since it is able to write $y = 1$ by itself.

Load buffering + fake dependency

$$\begin{array}{l} a := x; \text{ // } 1 \\ y := a + 1 - a; \end{array} \parallel x := y;$$

T_1 **may NOT promise** $y = 1$, since it is not able to write $y = 1$ by itself.

Load buffering + dependency

$$\begin{array}{l} a := x; \text{ // } 1 \\ y := a; \end{array} \parallel x := y;$$

The full model

- ▶ Atomic updates
- ▶ Release/acquire fences and accesses
- ▶ Release sequences
- ▶ SC fences and accesses
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)

Access Modes

pln □ rlx □ ra □ sc

To achieve all of this we enrich our timestamps, messages, and thread views.

Results

- Compiler optimizations
- Efficient implementation on modern hardware
- DRF guarantees
- No “out-of-thin-air” values
- Avoid “undefined behavior”

Results

- Compiler optimizations
- Efficient implementation on modern hardware
- DRF guarantees
- No “out-of-thin-air” values
- Avoid “undefined behavior”

Theorem (Local Program Transformations)

The following transformations are sound:

▶ *Trace-preserving transformations*

▶ *Reorderings:*

$R_{\square_{rlx}}^x; R^y$	$W^x; W_{\square_{rlx}}^y$	$W_{o_1}^x; R_{o_2}^y$ unless $o_1 = o_2 = sc$
$R_{\square_{rlx}}^x; R_{pln}^x$	$R_{\square_{rlx}}^x; W_{\square_{rlx}}^y$	$R_{\neq rlx}; F_{acq}$
$W; F_{acq}$	$F_{rel}; W_{\neq rlx}$	$F_{rel}; R$

▶ *Merges:*

$$R_o; R_o \rightsquigarrow R_o \quad W_o; W_o \rightsquigarrow W_o \quad W; R_{ra} \rightsquigarrow W \quad W_{sc}; R_{sc} \rightsquigarrow W_{sc}$$

Results

- Compiler optimizations
- Efficient implementation on modern hardware
- DRF guarantees
- No “out-of-thin-air” values
- Avoid “undefined behavior”

Theorem (Compilation to TSO/Power)

- ▶ *Standard compilation to TSO is correct*
 - ▶ *TSO can be fully explained by transformations over SC*
- ▶ *Compilation to Power is correct*
 - ▶ *Using an axiomatic presentation of the promise-free machine*

Results

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

Theorem (DRF Theorems)

Key Lemma *Races only on ra/sc under promise-free semantics \implies only promise-free behaviors*

DRF-RA *Races only on ra/sc under release/acquire semantics \implies only release/acquire behaviors*

DRF-SC *Races only on sc under SC semantics \implies only SC behaviors*

Results

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ✓ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

Theorem (Invariant-Based Program Logic)

Fix a global invariant J . Hoare logic where all assertions are of the form $P \wedge J$, where P mentions only local variables, is sound.

Results

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ✓ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

Theorem (Invariant-Based Program Logic)

Fix a global invariant J . Hoare logic where all assertions are of the form $P \wedge J$, where P mentions only local variables, is sound.

Load-buffering + data dependency

$$\begin{array}{c} \{J\} \\ a := x; \\ \{J \wedge (a = 0)\} \\ y := a; \\ \{J\} \end{array} \parallel \begin{array}{c} \{J\} \\ x := y; \\ \{J\} \end{array} \quad J \stackrel{\text{def}}{=} (x = 0) \wedge (y = 0)$$

$x = y = 0$

Future Work

- ▶ Correct compilation to ARMv8
- ▶ Global transformations and sequentialization
- ▶ Liveness
- ▶ Program logic

See <http://sf.snu.ac.kr/promise-concurrency/>
for Coq proofs.



Future Work

- ▶ Correct compilation to ARMv8
- ▶ Global transformations and sequentialization
- ▶ Liveness
- ▶ Program logic

See <http://sf.snu.ac.kr/promise-concurrency/>
for Coq proofs.



Thank you!

Atomic updates

```
a := x++; // 0 || b := x++; // 0
```

- ▶ To obtain *atomicity*, the timestamp order keeps track of immediate adjacency.
- ▶ Main challenge: threads performing updates may invalidate the already-certified promises of other threads.

Atomic updates

```
a := x++; // 0 || b := x++; // 0
```

- ▶ To obtain *atomicity*, the timestamp order keeps track of immediate adjacency.
- ▶ Main challenge: threads performing updates may invalidate the already-certified promises of other threads.

```
a := x; // 1  
b := z++; // 0  
y := b + 1; || x := y; || z++;
```

- ▶ Solution: require certification for *every future memory*.

Guiding Principle of Thread Locality

The set of actions a thread can take is determined only by the current memory and its own state.

Certification is needed at every step

```
a := x; // 1
b := z; // 1
if b = 0 then y := 1; || x := y; || z := 1;
```

Sequentialization is unsound

$$\begin{array}{l} a := x; \text{ // 1} \\ \text{if } a = 0 \text{ then} \\ \quad x := 1; \end{array} \parallel \begin{array}{l} y := x; \\ x := y; \end{array} \sim \begin{array}{l} a := x; \text{ // 1} \\ \text{if } a = 0 \text{ then} \\ \quad x := 1; \\ y := x; \end{array} \parallel x := y;$$